


www.lantop-schematics.com



(2,8)	GPIO0	GPIO0	R5134	10K	
(2,8)	GPIO1	GPIO1	R5135	10K	
(2,8)	GPIO2	GPIO2	R5136	10K	
(2,8)	GPIO3	GPIO3	R5138	10K	DN1
(2,8)	GPIO11	GPIO11	R5139	10K	
(2,8)	GPIO12	GPIO12	R5140	10K	DN1
(2,8)	GPIO13	GPIO13	R5141	10K	
(2,8)	GPIO22	GPIO22	R5147	10K	
(2)	VS1SYNC_DAC1	VS1SYNC	R5142	10K	DN1
(2)	HS1SYNC_DAC1	HS1SYNC	R5143	10K	
(2)	VS1SYNC_DAC2	VS2SYNC	R5145	10K	
(2,8)	HS1SYNC_DAC2	HS2SYNC	R5146	10K	DN1
(2,10)	GPIO21_BEN	GPIO21_BEN	R5147	10K	DN1
(2,8)	GPIO8	GPIO8	R5137	10K	DN1

[illegible]



(B) PWRGOOD

$$V_{OUT} = V_{ref} \times (1 + R_1/R_2)$$

$$V_{ref} = 0.8V$$

(B) RUN/PWRCK

(C) M10000 VDDC



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices

This AMD schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement. This AMD schematic and design may contain proprietary information and is protected. Use of this schematic and design for any purpose other than that which explicitly requires a third Technology License Agreement with AMD, and AMD makes no representations or warranties of any kind and assumes no liability for design, development, or other errors, or any implied warranty of merchantability or fitness for a particular purpose, or any other consequences resulting from consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario




AMD

Date: Friday, December 11, 2009
Sheet 9 of 17

Rev 3


Doc No: 105-B985xx-00D

Title: MADISON GDDR3 MxM3.0



Place close to U601

Place close to U601



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES © 2007 Advanced Micro Devices

This AMD Board schematic and design is the exclusive property of AMD and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Title: **MADISON_GDDR3_M2_M3_2**

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario



Date: Friday, December 11, 2015




Date: Friday, December 11, 2015


Sheet 11 of 17

Title **MADISON GDDR3 MxM3.0**


Doc No. 105-B985xx-00D

INPUT CAP






POWER UP SEQUENCE (not to scale)



+VDDR3 should ramp before or simultaneously with +VDDC.
For LVDS, DPx_VDD10 should ramp-up before DPx_VDD18 and PCIe Reference clock should begin before DPx_VDD18.
The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both +VDDC and +1.8V_REG have ramped up.
+VDDC and +1.8V_REG should not ramp-up simultaneously.
+VDDC should ramp before +1.8V_REG and +1.0V_REG.



<div>AMD</div>			Title		Schematic No.		Date:	
			MADISON GDDR3 MxM3.0		105-B985xx-00D		Friday, December 11, 2009	
REVISION HISTORY			NOTE: This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI's, ...) please consult the product specific BOM. Please contact AMD representative to obtain latest BOM closest to the application desired.					Rev 3
Sch Rev	PCB Rev	Date	REVISION DESCRIPTION					
0	00A	09/06/02	Initial design for Madison GDDR3 MxM3.0 based on M96 B803					
1	00B	09/08/27	Add U27, Q27, C27 - Gating circuit to delay DPEF_VDD18 Add R1677, R1678, R1679, R1680 - Pull downs for VID circuit Add R600 for debug Increase TP coverage					
2	00C	09/10/30	Add C696, C697, C796, C896 (0402 input caps for power supplies) Add R1001 (DRAM_RST topology change) Change J1 symbol (includes non-plated tooling holes) Move JTAG TPs out of the back plate area					
3	00D	09/12/11	Pull back power planes					
www.laptop-schematics.com								
www.laptop-schematics.com								